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1Margin Elimination Through Timing Error
Detection in a Near-Threshold Enabled 32-bit
Microcontroller in 40nm CMOS
Hans Reyserhove, Student Member, IEEE, and Wim Dehaene, Senior Member, IEEE
Abstract—This work presents a near-threshold operating volt-
age timing error detecting 32-bit microcontroller system. The
lightweight in situ EDAC technique uses a soft-edge flip-flop
combined with in-latch transition detection and a set-dominant
error latch to detect datapath transitions after the clock edge.
Inherent error correction is achieved through time borrowing in
soft-edge flip-flops. The technique is implemented in an ARM
Cortex M0 microcontroller system in 40nm CMOS, rendering
the microcontroller ’timing error aware’. Automatic critical path
analysis results in an optimized timing error detection window
and sparse flip-flop replacement. An autonomous DVS loop
facilitates automatic operation at the point-of-first-failure. The
M0 system operates down to 290mV and achieves 11-18pJ/cycle
core energy consumption in a 5-30MHz frequency range. The
architecture profits optimally from ULV operation at frequencies
<10MHz, where intra-die variations are significant.
Index Terms—CMOS digital integrated circuits, adaptive cir-
cuits, better-than-worst-case design, error detection and correc-
tion (EDAC), Razor, variation tolerance, timing error resilience,
microcontroller, soft edge flip-flop, time borrowing, point-of-first-
failure, near-threshold, voltage scaling, energy-efficient digital
design.
I. INTRODUCTION
REAL-TIME operating conditions of digital integratedcircuits play a key role in state-of-the-art systems. The
overhead resulting from margining for worst case conditions is
now a major energy contributor. This results in speed, voltage
and energy operating points which are far from ideal. At
the same time, there is a continued strive towards ultra-low
energy operation: the demand for an ubiquotous sensatory
environment was never higher. Margining for process, voltage
and temperature variations or ageing can compromise the low
energy operation of such devices. Especially when they are
being operated at ultra-low voltage, as is often suggested.
While recent works like [1] succeed in achieving the neces-
sary performance specifications to enable this kind of sensor
processing, overhead due to margins is what is preventing a
large scale deployment of ultra-low voltage operated systems.
Since these systems are increasingly susceptible to variations,
the challenge to overcome margin induced overhead is vital.
Textbook approaches to overcome margin induced overhead
have been discussed extensively in literature. Post-fabrication
sorting of ICs according to their (measured) performance
(binning) is a typical low key solution, but comes with a
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high test cost scaling with production volume. A different
solution are on-chip performance monitors, the simplest of
which is a replica delay line. Since it shares most conditions
with the actual system, it can be used to tune the entire
system to the operating conditions. DVFS enabled systems can
benefit from such replica monitoring, tuning out a significant
part of the margin induced overhead using well engineered
monitors. Ultra-low voltage systems, especially in deep sub-
micron technologies, benefit marginally from this strategy due
to high intra-die variation susceptibility. [2] shows the cor-
relation between estimated and real performance degrades at
lower supply voltages. Activity dependent ageing and location
specific voltage droop are other effects difficulting delay line
based performance monitoring.
In situ performance monitoring through error detection and
correction (EDAC) techniques is a concept which has grown
popular the last two decades. By monitoring the actual logic
paths in the system, information concerning the margined
operation can be gathered. In the ideal case, this information is
quite accurate, overcoming almost all overhead due to timing
margins. By detecting the onset of errors or correcting them,
the system can operate close to, at, or beyond its point-of-
first-failure (PoFF). The overall performance of such a system
is a balance between margin reduction and EDAC overhead.
This balance is skewed heavily by implementation dependent
effects such as hold time buffering or timing detection window
generation and pipeline restore/correction overhead. Enabling
such techniques at ultra-low voltage poses severe challenges
and often compromises low power or low overhead solutions.
Ultra-low voltage systems operate around a flat optimal energy
consumption [3] called the minimum energy point (MEP).
Decreasing the supply voltage by means of (EDAC-enabled)
DVS thus results in marginal energy/cycle reduction. The
potential of in situ EDAC monitoring lies in its ability to
operate the circuit with heavily reduced margins.
The key idea of this paper is to enable timing margin elim-
ination through a lightweight EDAC system at near-threshold
supply voltages, as shown in Fig. 3. It expands the conclusions
presented in [4]. Fast and robust transition detection is enabled
by detecting data transitions across the master latch of the flip-
flop. By delaying the master latch clock compared to the slave
latch clock, a transparency window is created realizing a soft-
edge flip-flop [5], [6]. The resulting operation is similar to a
pulsed latch [7]–[12]: it allows late data to propagate during
a transparency window after the rising edge of the clock,
thus enabling error masking. Through error masking, the large
2overhead of error correction can be reduced while information
regarding the margined operation of the circuit is retrieved.
Local clock and timing window generation enable relatively
precise monitoring, while the master/slave flip-flop can operate
using an arbitrary small time borrow window. This limits the
overhead due to increased hold time constraints. The concept
is implemented in 40nm CMOS in a 32-bit ARM Cortex M0
microcontroller system and shows up to 75% energy gains
compared to a measured identical baseline system without
EDAC operating under slow-slow process corner margined
conditions. The technique presented in this work mainly tar-
gets static or slow-varying but highly unpredictable variations
such as intra-die variations, as discussed further in section
II-E. It overcomes this poor predictability and leverages the
energy gains possible at ultra-low supply voltage. Although the
reported gains are application specific, the concept is generic
and lightweight. Thus, other systems will benefit similarly
from the concept introduced in this work.
The remainder of this work is organized as follows. Section
II discusses recent EDAC strategies and more specifically
those targeting low voltage operation. Section III shows the
proposed concept in more depth. Section IV discusses the aug-
mented design flow for EDAC implementation, while section
V gives an overview of the implemented microcontroller sys-
tem. Section VI shows the achieved measurement results and
compares with other (margined) approaches. Finally, section
VII concludes this work.
II. EDAC REVIEW
Trying to operate circuits at the edge of their speed limit
is a challenge inherent to clock edge triggered sequential
logic based pipelines. While the concept of a clocked pipeline
facilitates timing analysis and thus predictability, reserving a
fixed clock period to complete operations results in a safety
margin. While completion detection strategies [13] tackle the
core of this problem, they are asynchronous in nature and
thus bring with them all the problems of non-synchronous
large scale integration. The self-tuned system as described
in [14] combines the best of both worlds by augmenting
synchronous circuits with operation completion information.
It can operate independent of absolute delay values, adjusting
parameters until the ”set point” is attained. This method of
in situ performance monitoring and control is similar to error
detection and correction (EDAC) strategies in many aspects, as
they augment synchronous circuits with operation completion
information. In accordance to [14], any EDAC strategy implies
that the completion information can be used to control some
circuit parameters, e.g. DV(F)S.
Extensive work has been proposed in literature on EDAC
strategies. They augment or convert the traditional flip-flop
based pipeline to enable error detection and correction in
the sequential element. The sequential elements used are a
flip-flop and/or latch combination, clocked by a traditional
50% duty cycle clock, a pulsed clock or a two-phased non-
overlapping clock. Most of the EDAC implementations can
be classified in 2 major error detection strategies and 3 major
correction strategies. Error detection usually exists of either
transition detection or double sampling, while error correction
(or the lack thereof) occurs through prediction, correction
and/or masking.
A. Sequential Element
EDAC literature typically employs either a flip-flop based
pipeline [9], [15], [16], a pulsed latch based pipeline [7]–
[12] or a two-phased latch based pipeline [17], [18] as their
sequential element. A flip-flop based EDAC element relates
closest to the conventional flip-flop based pipeline, but often
increases clock load and area [15]. Pulsed latches behave
similar to a flip-flop apart from the transparency window they
enable during the high phase of the pulsed clock. This window
can be leveraged to enable time borrowing [7]. EDAC enabled
flip-flops and pulsed latches impose tight short path constraints
since they monitor or sample data arriving after the clock edge.
Short paths thus require padding to extend their data transitions
beyond the monitored window. Depending on the applied
detection window, this can have an extensive system area
and energy impact. Two-phase latch based pipelines [17], [18]
overcome this requirement as they do not propagate short paths
due to non-overlapping clocks. However, conversion of a flip-
flop based pipeline to a two-phase latch based pipeline does
introduce significant area and energy overhead. Such retiming
can increase the number of sequential elements significantly,
as well as more than double the clock load, resulting in >10%
area and energy overhead [17], [19].
[19] elaborates extensively on the comparison between flip-
flop, pulsed latch and two-phase latch in an EDAC multiplier
implementation. Sequential area overhead is comparable when
using flip-flops or pulsed latches, while two-phased latches
increase sequential area significantly. Error detector insertion
rate favors sparse insertion in a flip-flop or pulsed latch based
pipeline. Combinational area overhead is most impacted by
short path padding and is thus influenced by the timing detec-
tion window and the short paths adhering to the monitored
critical path. When good-practice short padding techniques
like multi-VT padding cells are used for similar timing de-
tection windows, no significant differences in combinational
area overhead can be expected between flip-flops or pulsed
latches.
Pulsed latches benefit from smaller sequential size since
they eliminate the master latch of a flip-flop. A clock pulse
opens and locks the feedback loop of the latch. Reliable
distribution of such a clock pulse can put major constraints on
the clock tree, especially in variation-prone ultra-low voltage
conditions. Local pulse generation in the latch [5] or at the
lower level nodes of the clock tree [12] may offer a solution.
However, the latch propagation delay puts a lower bound on
the clock pulse width and slew rate. Since the clock pulse
almost always acts as the detection window, this prevents
timing detection windows of an arbitrary small size and
increases the necessary short path padding.
As shown in Table I, few recent works enable near-VT
supply voltage operation. [18] is the only work which realizes
near-VT supply voltage operation and uses two-phased latch
based operation to do so. This work employs robust flip-
flops with operation similar to pulsed latches and does enable
3near-VT operation. Overhead due to the choice of sequential
element is limited, and system overhead is heavily impacted
by other factors such as detection/correction strategy, detection
window, sparse replacement and the implementation timing
histogram.
B. Error Detection
Detecting errors implies information redundancy. Such re-
dundancy can be achieved either spatially, timing-wise or
through a combination of both [20]. Spatial redundancy typ-
ically leads to large hardware overhead, which is why most
EDAC implementations choose for timing redundancy [7]–[9],
[11], [12], [15]–[18], [21]–[25] . The easiest way to provide
timing redundancy in a clock edge triggered sequential logic
based pipeline is by sampling the data at two distinct moments
in time: double sampling (DS). It relies on the fact that the
logic takes a finite amount of time to compute, making the
sample taken at t2 more likely to be correct than the one
taken at t1. [15] does this by adding a (shadow) latch to the
traditional flip-flop to sample the datapath for the second time,
relying on the high clock phase to provide the time shift. [8]
also switches the flip-flop and latch, enabling time borrowing
in the main sequential element (DSTB). [9] succeeds in
disconnecting master and slave latch of the traditional flip-flop,
each sampling the datapath at distinct times (TIMBER). [17]
employs latches only, thus detecting time borrowing events.
[25] also uses two latches, but compares the shadow latch
value with incoming data, while enabling time borrowing for
the main latch.
Another approach is transition detection (TD): after initially
sampling the datapath, any subsequent datapath transitions can
be considered as correct data arriving late, making the initial
captured data faulty. The lack of additional sequential logic
relaxes the clock network constraint. While also providing
redundant data, TD flags any data transition, thus also single-
event upsets (SEU) and glitches which otherwise might not
be visible using double sampling. Since the TD does not store
any information, [7], [8], [11], [23] augment it with a set-
dominant latch (SDL). [21] detects transitions halfway the
datapath on the negative clock edge, thus taking half path
delay information as an estimate for full path delay. Virtual
supply node monitoring (virtual Vdd TD) is a convenient way
of providing lightweight transition detection as in [12], [18],
[22] by checking the conditional charging of the internal nodes
of the tri-state inverter present in the latch.
C. Detection Window
To distinguish between correct and incorrect data (DS)
or in-time and late transitions (TD), all architectures rely
on a predefined timing detection window (DW). Hence, the
detection window choice plays a crucial role in the error
decision taking. [8], [11], [15], [17], [18], [21], [23], [25]
reuse a single clock phase to determine the DW. A reduced
duty cycle is a convenient way to modulate the DW in that
case. [22] tunes the DW to the edge of short path delays.
[7], [9] provide a tunable DW unrelated to the clock. [24]
provides an optimal DW by closing the detection window
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Fig. 1. Overview of different EDAC correction strategies using double
sampling: prediction (left), correction (middle), masking (right).
only when data arrives using a data arrival detector. While
using a single clock phase as DW is a lower overhead solution
compared to dedicated DW generation, such a large DW often
results in severe short path constraints. Fixing these hold time
constraints can lead to even higher overheads, depending on
the implementation. Pulsed latches also constrain the pulsed
clock, inferring their constraints on the DW.
D. Error Correction
To guarantee functional correctness under all conditions,
EDAC strategies employ error correction. While linked to
the error detection strategy, correction strategies are often
interchangable. They can be categorized in three categories:
prediction, correction and masking. Fig. 1 illustrates all three
strategies using double sampling, but they can be employed
equally with transition detection. Prediction detects errors
before the clock edge, thus providing completion information
before actual failure. This strategy can prevent the system
from introducing actual errors. While the margin necessary to
prevent errors is similar to canary circuits, in situ prediction
can overcome margins due to intradie variation. [21] detects
transitions occuring in the second half of the clock cycle
half way the datapath. As such, it predicts the onset of an
error, gating the next clock cycle to prevent the error from
occuring. [23] prevents errors from occurring by elongating
the clock phase when time borrowing events are detected.
Because of the time borrowing enabled in this design, actual
system errors would only occur after multiple cascaded time
borrowing events or voltage/frequency scaling despite error
detection. Although in situ error prediction can allow near
failure operation, it requires enough margin to guarantee error
free operation in all conditions. In such a context, in situ error
prediction introduces a large overhead while only marginally
improving performance. Error correction or masking is there-
for preferred, removing the additional margin and benefiting
optimally from in situ detection.
Error correction detects miscaptured data after the clock
edge. Without intervention, this data would ripple through
the pipeline resulting in system corruption. [15] implements
a flip-flop level replay of the data. This nullifies data in
subsequent pipeline stages, but guarantees forward progress
even at critical voltage/frequency conditions with single cycle
throughput delay. [8] replays instructions in the event of
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Fig. 2. Incidence of variations on timing critical paths. Case 1: data arrives in time; case 2: data arrives in detection window, time borrowing resolves timing
error; case 3: data arrives beyond detection window, resulting in misdetection and non-recoverable fault.
timing errors. [17] propagates a bubble through the latch-
based pipeline which gates the instruction flow, resulting in
a single cycle delay. [11] tracks time borrowing and uses a
logic estimator to correct data in a high-speed DSP datapath,
but can not do the same with critical control signal paths.
Error masking correctly propagates data arriving after the
clock edge, thus not corrupting the pipeline in cases where
it would have been corrupted using normal edge triggered
sampling. It is employed frequently in combination with
latches since they allow data to ripple through in the trans-
parent clock phase. Such time borrow events can not be
cascaded indefinitely without resulting in actual errors, since
the borrowed calculation time adds up in subsequent pipeline
stages. [9] provides a hybrid approach which allows masking
through latch-based time borrowing in predetermined intervals
while reducing the clock frequency when multiple time borrow
events take place. [18] boosts the supply voltage of the
subsequent pipeline stage in the case of a time borrow event,
providing the necessary speed-up to overcome a timing error.
[25] provides the same speed-up by swapping the voltages
applied to the device wells, thus employing a simple body
biasing scheme. [12] restores the correct data in the latch
after the timing window. As such, it maximizes the borrowed
time and relies on clock gating to insert a single cycle
stall to provide enough calculation time for the new data to
compute correctly in the next pipeline stage. While latch-based
pipelines seem like a low overhead method to implement error
masking, they often suffer from (implementation dependent)
problems like higher clock tree loading, more sequential logic
and more stringent short path constraints, thus introducing
overhead elsewhere.
E. EDAC-Based Variation Resilient Operation
In accordance to [16] variations can be classified according
to their spatial and temporal properties. Intra-die variations
influence system performance very locally, but are static or
very slow. Inter-die variations and ageing effects are equally
static but have more of a global performance impact. Ambient
temperature variations or supply voltage fluctuations are more
dynamic, as are local IR drop and temperature hot-spots. Jitter,
Ldi/dt effects and capacitive coupling are fast-changing with
capacitive coupling and clock jitter having the most local
impact.
In situ error detection simply detects timing errors whatever
their cause, whether it is local or global, slow or fast. As such,
EDAC strategies have been proposed to overcome most of the
margins induced by these effects. The in situ monitoring they
provide is inherently good for local variations and can thus
outperform global monitoring and compensation techniques
such as replica biasing. Ultra-low voltage operated systems
exhibit more variation induced performance shifting. Enabling
error detection and correction at ultra-low voltage can thus
improve these systems significantly, benefiting optimally from
the energy reduction realized through ultra-low voltage opera-
tion. Both in double sampling and transition detection, almost
all EDAC techniques do apply a predetermined detection
window. This implicitly assumes none of the variations over-
stretch data arrival outside of the detection window. Data
arrival outside the detection window is not detected result-
ing in corrupt data, whatever the correction strategy. This
is illustrated in Fig. 2: any effect causing the propagation
delay of Pathi to be larger than Tclk can be overcome with
time borrowing, assuming the effect completes withing the
detection window range.
Correction strategies can differ in their ability to cope
with fast-changing variations. Error masking through time
borrowing relies on slack in subsequent data paths to resolve
the error, as shown in Fig. 2. However, first and foremost
the affected data propagation should complete in the current
cycle with time borrowing. Clock gating strategies [12] often
gate the next clock cycle (Clki+2 as shown in Fig. 2), thus
making sure the subsequent data paths have enough time
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to complete despite time borrowed. This strategy does not
improve data completion of the affected path, and still relies on
time borrowing for Pathi to complete: tprop,pathi remains the
same, as does Clki+1. Only by gating Clki+1 can tprop,pathi be
allowed to extend further. Gating Clki+1 implies propagating
the detected error to the clock tree root with enough margin
for the insertion delay of the clock tree. Such margin can have
a significant performance impact which should be outweighed
against targeted improvements. Extensive time borrowing can
provide the affected path with enough slack to overcome the
fast-changing induced delay penalty, but directly impacts short
path padding. Canceling the affected data path and completely
replaying the instruction pipeline does provide the correct data,
but results in an extensive energy/throughput overhead.
The strategy proposed in this work does not intend to over-
come fast-changing variations that stretch tprop,pathi beyond
Tclk + tborrow. Its primary aim is to overcome static or slow-
changing variations. The in situ monitoring applied in this
work targets ultra-low voltage application and was designed
accordingly. In ultra-low voltage system sign-off, local varia-
tions can induce major design margins. While designing for
fast-changing variations like local voltage droop may shift
the design decisions proposed in this work, it often requires
more extensive techniques, e.g. as presented in [26], [27]. The
cost of overcoming fast-changing variations using traditional
techniques should be considered. The system targeted in this
work, operated at near-threshold supply voltage, has a fairly
high leakage vs. active current ratio (10% or more). Thus,
aggressive current changes triggering large local voltage droop
are not a major design concern. That being said, the proposed
work does not prevent techniques such as [26] to be used.
III. PROPOSED CONCEPT & ANALYSIS
A. Key Concepts
The proposed work overcomes timing errors in the circuit
pipeline caused by reduced guard band operation. Late data
transitions which would result in faulty operation in a nor-
mal flip-flop based pipeline are overcome using timing error
masking flip-flops. Such late data transition events are flagged
using a transition detector and propagated to the system level
to provide information regarding the margined operation of
the circuit. This enables closed loop DVS operation.
Fig. 3 shows a block diagram of the timing error masking
flip-flop. It combines a timing control block, a master and
a slave latch, a transition detection and an error latch to
detect and inherently correct data which arrives late. The
timing control block splits up the master and the slave clock.
By delaying the master clock relative to the slave clock, a
transparency window is created: data arriving after the slave
clock rising edge but before the master clock rising edge
can instantly propagate through the flip-flop, while still being
locked on the rising edge of the master clock. Using such a
soft-edge flip-flop ([5], [6]) enables error masking in a flip-
flop based pipeline. Thus, late arriving data is masked and
tunneled through the flip-flop despite arriving after the clock
edge. In this case, late arriving data is flagged by means of
a transition detector (TD). The TD compares data before and
after the master latch. Since the master latch is transparent at
this moment incoming data transitions result in a detectable
delay. Since the correction is instantaneous and old data is not
latched, the occurrence of such an event needs to be stored.
This is done by triggering a set dominant error latch. As the
soft-edge flip-flop allows data transitions after the clock edge,
it effectively borrows time from the subsequent pipeline stage,
similar to a time borrowing latch. This results in a more
stringent constraint on the next pipeline stage, as shown in
section III-C. The resulting operation of the soft-edge flip-flop
is identical to a pulsed latch [7]–[12] but has the benefit of
being operated by 50% duty cycle clock while still employing
an arbitrary small amount of time borrowing. Additionally,
pulsed latch time borrowing is constrained by the minimum
clock pulse width to toggle the (ultra-low voltage) latch.
B. Transistor Level Design
While the proposed strategy is generic, the transistor level
implementation has been realized for the ultra-low voltage
enabled differential transmission gate circuits as presented in
[1]. As is shown in Fig. 4 it thus equips a differential input-
differential output latch with a single clock. The skewed master
and slave clock are generated in the timing control block using
a delay line. The delay line is externally biased for silicon
debug, but operated at the same ultra-low voltage as the logic
during measurements. The same block also deduces a detection
window signal used in the set-dominant error latch.
The transition detector XNORs the input of the master and
the slave latch. As differential signals are readily available, this
can easily be implemented in a complementary structure and
can equally detect rising and falling transitions. The transition
detector can set the error latch during the detection window.
At the end of every clock cycle, the error latch is reset. Reset
needs to occur before the next detection window to facilitate
new error detection, but after the error data is captured. Using
the flip-flop clock root signal and the slave clock, the error
latch can reliably be reset before the next detection window.
C. Timing Constraints
While the timing error masking flip-flop operates in conjuc-
tion with a normal flip-flop based pipeline and mostly behaves
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similar, it does have some altered timing constraints. In normal
in-time operation, the timing error masking flip-flop behaves
like a flip-flop. Detailed operation of the timing error masking
flip-flop is shown in the timing diagram in Fig. 5. The delayed
master clock relaxes the setup time tsetup and tightens the hold
time thold by allowing time borrowing. Suppose a sequence
of pipeline stages where stage i is replaced by a timing error
masking flip-flop, the constraints on the period Ti and Ti+1
can then be described as follows:
Ti ≥ tclk−q,i−1 +max(tp,logic,i) + tsetup,i − tborrow,i (1)
Ti+1 ≥ td−q,i+max(tp,logic,i+1)+ tsetup,i+1+ tborrow,i (2)
with tborrow ≤ twindow (3)
The hold time constraint for path i is tightened and can be
described as follows:
thold,i ≤ tc,clk−q,i−1 +min(tp,logic,i)− twindow (4)
Note the difference between Eq. 1 and 4. While the enabled
time borrowing window is not necessarily equipped fully,
it does reflect in full in the tightened hold time constraint.
Path i + 1 is limited by the data − q delay rather than the
clock − q delay and receives an additional penalty because
of time borrowing in path i. The setup time origins from
the difference in delay between the clock and data path for
the master latch. Since the master clock edge is deliberately
postponed, relating the setup time to the clock net in Fig. 4
typically results in a negative setup time. This corresponds to
the intuitive analysis in section III-A: the data can arrive after
the clock edge without corrupting the system.
D. Inherent Error Correction
While the additional logic is necessary to flag a timing error
event, i.e. timing error detection, the timing error correction
is inherent to the system. Because the flip-flop allows data
to propagate during the transparency window, normally wrong
data is propagated correctly because of time borrowing. This
allows operation at or close to the PoFF. In such error
correction system, it is imperative to not scale the supply
voltage beyond the PoFF in order to avoid timing errors which
can not be compensated through time borrowing. Additionally,
the subsequent pipeline stage should have enough margin to
compensate for the borrowed time. Fortunately, this is often
the case in microprocessors: [9] demonstrates few critical path
endpoint flip-flops have critical paths originating from them.
The design flow demonstrated in section IV is generic in the
sense that these cases do not require special attention: if a
critical path endpoint is the start of an other critical path,
the endpoint of the new critical path is equally equipped
with timing error detection, hence allowing multi-stage time
borrowing. In designs where time borrowing overconstrains
subsequent paths, additional error correction mechanisms may
be requirred. Gating the next clock cycle is a low key solu-
tion to provide enough timing slack for paths to complete.
However, the throughput decrease and energy per operation
increase should be taken into account.
E. Ultra-Low Voltage Operation
A critical part of the timing error flip-flop for ultra-low
voltage operation is the transition detection. A fast transition at
the input of the master latch is elongated due to the input trans-
mission gate. The pull-up network in the transition detector is
weakened to enable fast pull-down. Additionally, the short in
the pull-down network allows mismatch between differential
signals to trigger the error latch as well. Aided by the relatively
weak PMOS devices at ULV in this technology, this results
in a small area transition detector. The set/reset pull-down
network in the error latch is scaled up according to the same
logic. The flip-flop operation was verified under intra- and
interdie variations down to 350mV. The silicon measurements
presented in section VI revealed the most critical part to be the
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flip-flop.
error latch reset. At the lowest supply voltages, the clock−sclk
overlap was insufficient to reset the error latch.
F. Overhead
As can be expected, the timing error flip-flop introduces
some overhead. The timing/control block is equipped in every
timing error flip-flop and results in the biggest area overhead.
The transition detector and error latch can be implemented
with relatively low area. The net flip-flop area overhead due
to timing error detection is 76-92% depending on the drive
strength. Clk− q delay is increased by 12-19%. Clock energy
is 2.2-2.8x larger, and cell leakage power is increased by
52-89%. Sharing the timing/control block across multiple
flip-flops similar to [12] can thus significantly reduce this
overhead. However, such a strategy can compromise ULV
operation since the constraints on the slew rate and relative
skew of the clock and window signals are strict. As is shown
in section V, the total area overhead attributed to timing error
detection and timing error processing is limited to 7% due to
sparse flip-flop replacement.
IV. MODELING & AUTOMATED DESIGN FLOW
It is crucial to enable an automated design flow to equip
timing error detection. Otherwise, large scale integration on the
same scale as current digital designs is impossible, rendering
the technique unusable. Such an automated design flow equips
standard cell libraries with logic/timing/power information to
facilitate synthesis, timing analysis and physical implementa-
tion.
A. Standard Cell Description
The complex behavior of the timing error flip-flop is mod-
eled to fit a standard cell description and is characterized
across multiple voltages and corners. The functional descrip-
tions used for the timing error flip-flop are shown in Fig.
6. A functional subdivision is chosen as to avoid output-
to-output relationships and temporal dependencies, e.g. the
window signal is modeled as a logic level resulting from
sclk and clkd rather than a pulse originating from the clock
signal. Intermediate signals (e.g. Dd, edge, window, ...)
are characterized in a small range of slew/load conditions
to accurately model the limited interconnect, slew and load
at those nodes. To accurately represent the time borrowing
functionality of the system, time borrowing is modeled as a
negative setup time, while significantly increasing hold time
by an amount equal to the transparency window.
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augmented with timing error detection.
B. Augmented Design Flow
To fit the timing error flip-flop strategy in a generic design,
the design flow presented in [1] is extended to incorporate
timing error detection (see Fig. 7). Apart from the original
flow, the final gate level netlist is evaluated for critical path
endpoint flip-flops. A subset of these flip-flops is replaced by
the timing error flip-flop according to the strategy presented
in section V-B. Error signals are gathered at every hierarchy
and routed to a single system level Error Processor capable
of making intelligent decisions based on the arriving timing
errors (see section V). As mentioned in section III-C the timing
error flip-flop relaxes the critical path constraint due to time
borrowing. While this is the main goal of this architecture, the
timing optimizer should not equip this margin at design time,
since it would nullify the predetermined functionality. Hence,
an additional constraint based on the timing analysis from the
original design is imposed on the timing error enabled path.
V. DESIGN OF THE 32-BIT MICROCONTROLLER
To demonstrate the operation of the timing error flip-
flop presented in section III and evaluate the system level
implications of such a timing error detection system, the
principle was integrated in a 32-bit microcontroller system.
An overview of the system is shown in Fig. 8. It equips an
ARM Cortex M0 core with AHB enabled peripherals (UART,
GPIO, TEST/DEBUG) and a 64KB SRAM memory, identical
to the system described in [1]. Using the design flow shown in
section IV, it is transformed to enable timing error detection.
This implies a sparse replacement of normal flip-flops by
timing error detection flip-flops, and an AHB enabled error
processor rendering the system timing error aware. The error
processor, as shown in Fig. 9, is a distributed error capture and
decision block. It gathers all error signals using a prioritized
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Fig. 9. Error processor enabled as a peripheral in the microcontroller system.
OR tree and maps them to a 64-bit register according to
path criticalness. From here, it generates interrupts based
on a programmable threshold, a running average or single
error events. The OR tree uses a single cycle, hence errors
can be flagged using interrupts within a two cycle delay.
In its current form, the error processors adds substantially
to the sequential overhead. Fixing the threshold value at
design time or eliminating some of the debug functionality can
significantly reduce this overhead. Due to the integration of
the error processor within the architecture, the microcontroller
is capable of using dedicated subroutines according to error
occurrence and control dynamic voltage scaling. As such, the
system can work autonomously at or near the PoFF from
startup, without calibration or offline testing, resulting in the
measurements shown in section VI.
A. Detection Window Selection
Applying an efficient detection window is imperative to
balance energy and area overhead due to timing error detection
vs. margins. The choice of detection window size is based on
four major design considerations:
• The dynamic voltage scaling step size: during DVS
the system should evolve from zero errors (high Vdd,
before PoFF) to some errors (lower Vdd, at PoFF) before
corrupting the pipeline (lowest Vdd, beyond PoFF). A
small detection window results in very fine grained DVS
susceptible to noise and difficults correct operation close
to the PoFF.
• The detection window directly determines the allowed
amount of time borrowing. More time borrowing can
overcome more timing errors, but also tightens the con-
straint on the subsequent pipeline stage. This makes
inherent error correction less accessible, or requires more
timing error detection flip-flops to be equipped at paths
with more slack.
• The detection window is created in every flip-flop. While
this is beneficial for skew between timing related signals
like mclk, sclk and window, it introduces overhead in
every flip-flop. A larger detection window requires more
hardware overhead to create. As shown in Fig. 4 the
delay line employed in this work is biased externally. This
allows modulation of detection window modulation for
silicon debug, but was not required during measurements.
• Like shown in Eq. 4, the detection window directly
impacts the hold time constraint. While timing error
detection flip-flops are only equipped on critical path
endpoints, an arbitrary number of short paths can have
this flip-flop as endpoint. This results in a significant short
path padding overhead.
The 32-bit microcontroller system was equipped with a 5%
Tclk detection window. This results in a significant hold time
buffer overhead. 30% more buffers were necessary compared
to the baseline design, impacting both area and energy con-
sumption. Hold time optimization was applied conservatively,
considering fast launch paths and slow capture paths, but
benefits from the use of long gate length buffer cells. To limit
the overhead of the detection window generation, long device
length buffers were used in the delay line shown in Fig. 4. An
external bias voltage enables window size modulation from
3 to 25% of Tclk. However, the measurements presented in
section VI all apply the same Vdd,ULV as the bias voltage.
Section V-B shows a 15% monitoring range, meaning a path
following a timing error flip-flop either has more than 15%
slack, or is equipped with a timing error flip-flop as well.
Hence, in the nominal case subsequent pipeline stages can
easily make up for the borrowed time because of timing error
correction. The maximum voltage step for a 5% delay penalty
through DVS across corners and in a 250-500mV Vdd range
is 8mV, which is a reasonable step size for the DVS loop used
in section VI.
B. Critical Path Analysis
The energy gains realized by timing error detection systems
as in [7]–[9], [11], [12], [15], [17], [18], [21]–[25] are pos-
sible largely due to an imbalanced timing histogram: while
critical paths determine the maximum clock frequency, they
are outnumbered by many non-critical paths. While efforts to
balance the timing histogram are necessary, pipeline imbalance
remains a reality. Timing error detection systems benefit from
this property through sparse flip-flop replacement: only the
most critical path endpoint flip-flops are replaced. This allows
timing error detection with a limited overhead.
Fig. 10 shows a histogram of all the endpoint flip-flops
ordered according to the smallest timing slack path they serve.
90 20 40 60 80 100
Slack [% T clk ]
0
50
100
150
200
250
300
350
# 
En
dp
oi
nt
s
224 error detection flip-flops
3689 normal flip-flops
slowest 15% of Tclk endpoints monitored
Fig. 10. Histogram of the path with the smallest timing slack at each endpoint
flip-flop.
-20 0 20 40
Slack [% T clk ]
Pa
th
i
Monitored range
Non-monitored
range
log(Xi)~N(μi,σi2)Mo
st
cr
iti
ca
l
Le
ss
cr
iti
ca
l
Fig. 11. Boxplot of the slack distribution of a subset of timing paths, acquired
through 300MC simulations at 300mV.
The amount of replaced path endpoint flip-flops maps to the
amount of timing slack ’covered’ by timing error detection.
Intra-die variations can increase path delay to > 100%Tclk,
resulting in a timing error. Rather than monitoring all the
endpoints with a non-zero chance of exhibiting > 100%Tclk,
this work approaches the sparse flip-flop insertion problem sta-
tistically. We determine the chance of false positive monitoring
of the system, i.e. the chance that a non-monitored path prop-
agates slower than all the monitored paths due to variation. In
doing this, we combine the chance of all the monitored paths
not failing, while a non-monitored path does. We keep in mind
the DVS loop is able to re-scale overall circuit performance
to be < 100%Tclk. This restriction prevents the system from
going corrupt without flagging a timing error. To avoid this
occurrence, enough timing slack should be ’covered’. In total
224 out of 3913 flip-flops (6%) are replaced by timing error
flip-flops. 15% of the clock period is covered. Any additional
coverage would result in a significant overhead due to the large
amount of endpoints in the 15-20% slack region. The chance
of false positive monitoring can be described as follows:
Pfalse pos = P ( ∃ pi : tprop,pi > max(tprop,qj )) (5)
with p: representing all non-monitored paths and q: all moni-
tored paths. The probability of such an event was determined
EDAC
Enabled
FFi
Non-EDAC
Enabled
FFj
EDAC
Enabled
FFk
Critical 
paths
Time borrowing
No time borrowing
Time borrowing
Non-EDAC 
attached 
paths
EDAC 
attached 
paths
Min. slack
Avg. slack
SS corner TT corner FF corner
Slack
Statistics
Non-EDAC 
attached paths
20% Tclk
65% Tclk
1 path < 25% Tclk
19 paths < 43% Tclk
Min. slack
Avg. slack
Slack
Statistics
EDAC 
attached paths
6% Tclk
57% Tclk
2 paths < 10% Tclk
9 paths < 20% Tclk
21 paths < 30% Tclk
Non-EDAC 
attached paths
15% Tclk
42% Tclk
2 paths < 20% Tclk
19 paths < 30% Tclk
EDAC 
attached paths
3% Tclk
44% Tclk
3 paths < 10% Tclk
30 paths < 20% Tclk
51 paths < 30% Tclk
Non-EDAC 
attached paths
17% Tclk
49% Tclk
2 path < 20% Tclk
27 paths < 30% Tclk
EDAC 
attached paths
4% Tclk
50% Tclk
2 path < 10% Tclk
15 paths < 20% Tclk
47 paths < 30% Tclk
Fig. 12. Slack analysis of EDAC equipped paths vs. non-EDAC equipped
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using the delay distribution of a subset of paths determined
by 300MC simulations at 300mV (see Fig. 11). Each path is
log-normally distributed. The resulting chance of false positive
monitoring was determined to be less than 1e−16, decreasing
with increased supply voltage. For an even deeper analysis, the
activation probability of each path can be taken into account,
as well as path redistribution effects at different Vdd.
Since the timing error detection relies on time borrowing,
it constrains (see Eq. 2) logic paths originating from the
replaced timing error masking flip-flop. To this end, those
attached paths should either have enough slack to complete
despite the borrowed time, or should in their turn be able to
borrow time. Fig. 12 shows timing statistics after replacement
of the mentioned 224 flip-flops across process corners. Non-
EDAC attached paths have at least 15% slack available, but
on average often have close to 50% slack remaining. Attached
paths with EDAC enabled flip-flops have much less slack (at
least 3%), as can be expected, but can borrow time from their
adjacent paths. These path endpoints return in the original 224
flip-flops, making the analysis recursive. Non-EDAC attached
paths thus provide sufficient slack for time borrowing to occur
and still complete correctly.
C. SRAM Interface
Since the SRAM used in this work is a commercial macro
block, the memory input interface is not capable of detecting
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timing errors similar to the timing error detection flip-flops.
To avoid critical paths at the input of the SRAM, an additional
pipeline stage is inserted at the SRAM interface. This results
in a single cycle delay penalty during SRAM access.
VI. SILICON MEASUREMENT RESULTS
The timing error aware M0 system was implemented in a
General Purpose 40nm CMOS process. The micrograph is
shown in Fig. 13. The baseline design presented previously
in [1] allows a careful performance comparison since the RTL
code is identical, except for the error detection system. Timing
error detection results in a total system area overhead of 7%.
The additional chip size increase compared to [1] is due to an
increase in bond pads used for silicon debug.
A. EDAC Based Dynamic Voltage Scaling and PoFF Perfor-
mance
The microcontroller system with DVS control loop is set to
target a frequency range from 5 to 30MHz while running the
Dhrystone benchmarking C-code. The control loop decreases
the core supply voltage while continuously monitoring errors
down to Vdd,PoFF. At the PoFF, correct operation is still
possible due to time borrowing. Vdd,PoFF allows near critical
operation specific to every die, hence overcoming interdie
variation margins. The in situ detection approach overcomes
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monitor mismatch and conservatively detects first error oc-
currence, since 15% of the most critical path endpoints are
monitored in real time. A small additional voltage margin to
compensate for fast varying conditions can be applied. The
results of running the DVS loop until first error occurrence
for the applied target frequency obtained from 14 dies are
shown in Fig. 14. The minimum energy point (MEP) is
achieved at 7.5MHz at 11.12pJ/cycle and 310mV. Correct
timing error detection is realized down to 290mV and 5MHz.
As mentioned in section III-E, ULV operation is limited by
the reset operation of the error latch. Slow-slow corner static
timing analysis sign-off points were 1MHz at 350mV and
5MHz at 500mV. Operating the baseline design without error
detection at these sign-off points results in a measured energy
increase of more than 300% for a near-typical produced die.
Fig. 15 shows the averaged error rate per critical path group
for 6 samples. It is the result of averaging the errors extracted
from the 64-bit register in the error processor while running
the Dhrystone benchmark in consecutive burst of 37 clock
cycles of 10MHz clock frequency. Errors were extracted at
3600 different times to average out influence of path activation
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rate and supply noise. Most timing errors occur in the 27 most
critical path groups, corresponding to the 30 most critical end-
point flip-flops. Error prone paths vary significantly between
individual samples. As expected, intra-die variation results
in a mismatch between static timing analysis critical path
prediction and actual critical paths. Fig. 16 shows a similar
analysis for a single die across a 0-70◦C temperature range.
The 10MHz target frequency results in a wide Vdd,PoFF range,
which skews the critical path analysis from section V-B. As a
result, more path groups which were considered less critical
during static timing analysis now become the most critical
paths. These measurements show the importance of intra-die
variations influencing the sign-off strategy. The applied critical
path analysis and sparse flip-flop replacement overcomes these
effects and demonstrates error detection capability using time
borrowing to overcome said errors under the demonstrated
conditions.
B. Baseline Comparison
To evaluate the energy overhead due to the timing error
detection system, energy consumption is compared to the
baseline system from [1]. Both designs are operated at the
same target frequency at their Vdd,PoFF. Note that the Vdd,PoFF
for the baseline system is achieved with extensive lab tests
and calibration operating in open loop, while the Vdd,PoFF for
the timing error detection system is achieved autonomously
through the closed loop DVS system. An average energy
overhead of 27-37% is observed. This energy overhead results
from the increased short path padding, the additional circuits
in the timing error flip-flop and the error processor.
C. Canary Comparison
The error aware microcontroller system is compared to
the baseline system equipped with a ring oscillator based
performance monitor. The speed of a 15-stage ring oscillator
is mapped to the critical path speed of the baseline system
in simulation, taking into account a 99.85% lognormal dis-
tribution based confidence interval using MC simulation. An
additional safety margin of 10% is taken on the mapped critical
path speed. We assume a perfect process corner match between
the monitor and the critical path, since they are on the same
die. Lab measurements of the ring oscillator speed across the
entire Vdd range are used to predict the process corner in a
continuous operation spectrum. The resulting process corner
is used to calculate the margined Vdd necessary to achieve
the same target frequencies as in section VI-A. The effort
to predict circuit performance in such a way is non-trivial
and die-specific. This effort should be outweighed against the
autonomous operation of the EDAC based system.
Energy measurements of the baseline design without error
detection using these operating conditions are shown in Fig.
14. The replica path based design achieves energy performance
close to the baseline design without margin at high target
frequencies, hence high Vdd. At the lowest target frequencies
(lowest Vdd), intra-die variation results in a high margin, even
when the replica path based design is calibrated extensively
as described. Note the replica path based design has virtually
no hardware overhead (no additional short path padding or
error processor) and does require extensive post-fabrication
measurement to achieve the reported performance in an open
loop system. Additionally, the replica path does not take into
account mismatch in process corner, has scaling mismatch
under global variation conditions and can not detect local
effects such as ageing or single event upsets.
D. State-of-the-art Comparison
Table I summarizes the achieved performance and compares
with 8 recent similar works ([7], [8], [11], [12], [16]–[18],
[22]). Since implementations may differ significantly, a thor-
ough comparison of the EDAC strategy is presented. The upper
part of Table I compares the detection and correction strategies
and their impact on clock generation, detection window, hold
time constraints, area and ultra-low voltage operation. Clock
generation, detection window generation and the impact of
both at system level are not always clear and can skew overall
system performance heavily. All works rely on a limited
detection window to capture erroneous data, thus assuming
data completion in Tclk + tDW, whatever the cause of the
timing error. The variation mitigation capability of these works
thus primarily depends on the detection capability and if a
variation source generates timing errors within the detection
window, rather than the correction strategy the referenced work
equips. Except for this work, [18] is only one that enables
near-threshold supply voltage operation.
The lower part of Table I focuses on the implemented
system and it’s EDAC overhead, the technology and how a
(baseline) energy comparison is made. Different architectures
can heavily influence EDAC overhead, especially when con-
sidering the short path padding overhead and sparse EDAC
insertion rate. A few hundred up to 10.000+ flip-flops are
reported. As with most EDAC implementations, this work
keeps overall area overhead low due to sparse flip-flop re-
placement and large parts of non-sequential logic or macros
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TABLE I
PERFORMANCE SUMMARY AND STATE-OF-THE-ART COMPARISON.
This work
Razor II [7] TDTB / DSTB [8] DSTB [16] Bubble Razor [17] RZL [11] Razor-Lite [22] Rproc [18] iRazor [12]
JSSC’09 JSSC’09 JSSC’11 JSSC’13 JSSC’14 JSSC’14 JSSC’15 JSSC’17
Sequential element Soft-edge flip-flop Latch Latch Flip-flop Two-phase latch Latch Flip-flop Two-phase latch Latch
Extra transistors 46 31 15 / 26 28+delay chain 20+dynOR+cluster 29 8 24 3+6.5∗
Detection In-latch TD TD TD / DS TD DS TD Virtual Vdd TD Virtual Vdd TD Virtual Vdd TD
Clock (duty cycle) 50% 13% and 40% Controllable DC 50% 2-phase non-overlap. Controllable DC Controllable DC 2-phase non-overlap. not given
Detection window Local gen. Local High phase Tclk Local High phase Tclk Global High phase Tclk High phase Tclk ±High phase Tclk
DW 5% Tclk 25FO4 Low phase Tclk post-fabr. calibr., 16%
thold constraint tDW tDW tDW ±tDW None High phase Tclk High phase Tclk None tDW
Correction
Time borrow Time borrow Tclk/2 Tclk/2 Stall Time borrow Tclk/2 Vdd boost 1-cycle stall
Instr. replay Instr. replay Instr. replay (Bubble) Interpolation Instr. replay
FFarea overhead +76..92% / / / / / +33% +268% +4.3%
FFclock overhead +120..180% +25..70% +38..64%/+81..143% / +88% +16.9% / / /
Near-VT enabled
Yes No No No No No No Yes No
0.29V 0.7V 0.9V 0.68V 0.85V 0.83V 0.29V 0.6V
Architecture 32-bit Cortex M0 64-bit Alpha 3-stage test circuit 6-stage ARM proc. 32-bit Cortex M3 16-bit FIR 64-bit Alpha 16-bit R proc. 32-bit Cortex R4
Technology 40nm CMOS 130nm CMOS 65nm CMOS 65nm CMOS 45nm SOI 65nm CMOS 45nm SOI 65nm CMOS 40nm CMOS
Systemarea overhead 7% / / 6.9% 87% / 4.42% 8.3% 13.6%
Sparse insertion rate 224/3913 121/826 / 503/2976 - 118/393 492/2482 57/445 1115/12875
% #FFs 5.7% 14.6% 17% 100% 30% 20% 13% 8.7%
Energy unmargined baseline margined EDAC margined baseline sim. basel. / marg. EDAC margined EDAC margined EDAC margined EDAC margined baseline margined baseline
comparison +26..37% -30..36% -31..37% +9.4% / -24% -54..62% +25..37% efficiency -45.4% -33..51% -33..41%
∗ due to shared local clock generation
in the system e.g. SRAM. Different works report different
energy reductions according to the used energy reference.
This work reports measured net energy increase compared
to a separate baseline silicon implementation, optimized for
operation without EDAC implementation. Few works report
energy compared to a separate silicon implementation; most
compare to margined operation of the EDAC silicon, which
then includes clock, detection window and short path padding
overhead due to EDAC. Two-phase latch based implementa-
tions benefit from having no short path padding requirements,
but result in significant overhead when starting from a flip-flop
based design. (Pulsed) Latch based designs have less overhead,
but often rely on a carefully controlled clock tree and duty
cycle. A baseline pulsed latch implementation without EDAC
often has the same short path padding constraints as its EDAC
implementation. To the best of the authors’ knowledge, this
work presents one of the first flip-flop EDAC implementations
fully functional at near-threshold supply voltage. It quantifies
EDAC impact and overhead and was implemented on an
industrially relevant 32-bit microcontroller.
VII. CONCLUSION
This work discusses a lightweight timing error detection and
correction strategy operated at ultra-low voltage. The strategy
uses soft-edge flip-flops with in-latch transition detection to
detect data arriving after the clock edge at flag it to a set-
dominant error latch. Time borrowing through the soft-edge
flip-flops is used to provide inherent error correction. The
EDAC strategy is implemented in a 32-bit ARM Cortex
M0 microcontroller system using an augmented standard cell
design flow. The timing error flip-flop is fully characterized
and used as any other cell in the design flow. The different
design considerations needed to determine a sufficiently large
timing detection window are discussed extensively. Automatic
sparse flip-flop replacement is applied and analyzed to limit
hardware overhead and benefits from statistical path variation
analysis. A 5% Tclk detection window is used while 224
endpoint flip-flops are equipped with timing error detection,
corresponding to a monitoring range of 15% Tclk. The silicon
implementation of the M0 system operates autonomously at
the PoFF through the on-chip error processor and PCB enabled
DVS loop. Ultra-low measured core energy consumption (11-
18pJ/cycle) is achieved for a frequency range of 5-30MHz.
Error detection rates for different dies under different tempera-
tures show the influence of intra-die variations and critical path
redistribution due to temperature variations. Finally, the system
is compared extensively with measurements from an identical
baseline system without error detection, both operating at
Vdd,PoFF and at Vdd,margined using a ring oscillator based
performance monitor. The error-aware M0 system reduces
energy consumption by more than 75% compared to slow-
slow corner STA operating conditions. At the lowest supply
voltage the proposed M0 system benefits optimally from in
situ detection, since intra-die variations are dominant.
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